

CLAIMS

What is claimed is:

- 1 1. A substrate on which to mount an integrated circuit (IC) having a first dense
2 formation of lands, the substrate comprising:
3 a second dense formation of lands on a surface thereof formed in a
4 geometrical pattern to maximize the density of the second dense formation of lands,
5 while constrained by the size of individual lands and by the width and spacing of
6 substrate traces coupled to the lands.
- 1 2. The substrate recited in claim 1, wherein the density of the second dense
2 formation of lands equals the reciprocal of $(T_w + T_s)$, wherein T_w equals the width
3 of the substrate traces and T_s equals the spacing between the substrate traces.
- 1 3. The substrate recited in claim 1, wherein the second dense formation of
2 lands is formed as a plurality of zigzag rows.
- 1 4. The substrate recited in claim 3, wherein the plurality of zigzag rows are
2 substantially parallel.
- 1 5. The substrate recited in claim 1, wherein the second dense formation of
2 lands is formed in a pattern from the group consisting of a zigzag pattern, a wave
3 pattern, an undulating pattern, a vertical stack pattern, and any combination of such
4 patterns.
- 1 6. The substrate recited in claim 1, wherein the second dense formation of
2 lands is formed in a pattern comprising a combination of a face center rectangular
3 pattern and a pattern from the group consisting of a zigzag pattern, a wave pattern,

005238-051501

Sub 7
A1

4 an undulating pattern, a vertical stack pattern, and any combination of a zigzag
5 pattern, a wave pattern, an undulating pattern, and a vertical stack pattern.

1 7. An electronic package comprising:
2 an integrated circuit (IC) comprising a first plurality of lands on a surface
3 thereof, including a first dense formation of lands;
4 a substrate comprising a second plurality of lands on a surface thereof,
5 including a second dense formation of lands formed in a geometrical pattern to
6 maximize the density of the second dense formation of lands, while constrained by
7 the size of the second dense formation of lands and by the width and spacing of
8 substrate traces coupled to the second dense formation of lands; and
9 elements coupling the first plurality of lands to the second plurality of lands.

1 8. The electronic package recited in claim 7, wherein the density of the second
2 dense formation of lands equals the reciprocal of $(T_w + T_s)$, wherein T_w equals the
3 width of the substrate traces and T_s equals the spacing between the substrate traces.

1 9. The electronic package recited in claim 7, wherein the second dense
2 formation of lands is formed as a plurality of zigzag rows at the periphery of the
3 surface of the substrate.

1 10. The electronic package recited in claim 7, wherein the second dense
2 formation of lands is formed in a pattern from the group consisting of a zigzag
3 pattern, a wave pattern, an undulating pattern, a vertical stack pattern, and any
4 combination of such patterns.

1 11. The electronic package recited in claim 7, wherein the IC is an unpackaged
2 die.

1 12. The electronic package recited in claim 7, wherein the IC is a packaged die.

0655230-051501

1 13. An electronic system comprising least one electronic package comprising:
2 an integrated circuit (IC) comprising a first plurality of lands on a surface
3 thereof, including a first dense formation of lands;
4 a substrate comprising a second plurality of lands on a surface thereof,
5 including a second dense formation of lands formed in a geometrical pattern to
6 maximize the density of the second dense formation of lands, while constrained by
7 the size of the second dense formation of lands and by the width and spacing of
8 substrate traces coupled to the lands; and
9 elements coupling the first plurality of lands to the second plurality of lands.

1 14. The electronic system recited in claim 13, wherein the second dense
2 formation of lands is formed in a pattern from the group consisting of a zigzag
3 pattern, a wave pattern, an undulating pattern, a vertical stack pattern, and any
4 combination of such patterns.

1 15. The electronic system recited in claim 13, wherein the IC is an unpackaged
2 die.

1 16. A data processing system comprising:
2 a bus coupling components in the data processing system;
3 a display coupled to the bus;
4 external memory coupled to the bus; and
5 a processor coupled to the bus and including at least one electronic package
6 comprising:
7 an integrated circuit (IC) comprising a first plurality of lands on a surface
8 thereof, including a first dense formation of lands;
9 a substrate comprising a second plurality of lands on a surface thereof,
10 including a second dense formation of lands formed in a geometrical pattern to
11 maximize the density of the second dense formation of lands, while constrained by

12 the size of the second dense formation of lands and by the width and spacing of
13 substrate traces coupled to the lands; and
14 elements coupling the first plurality of lands to the second plurality of lands.

1 17. The data processing system recited in claim 16, wherein the second dense
2 formation of lands is formed in a pattern from the group consisting of a zigzag
3 pattern, a wave pattern, an undulating pattern, a vertical stack pattern, and any
4 combination of such patterns.

1 18. The data processing system recited in claim 16, wherein the IC is an
2 unpackaged die.

1 19. A method comprising:
2 forming on a substrate surface a plurality of traces, the traces having at least
3 a predetermined width and a predetermined spacing from one another; and
4 forming on the substrate surface a plurality of lands, each coupled to a
5 corresponding one of the plurality of traces, and each having at least a
6 predetermined size, the plurality of lands being formed in a geometrical pattern that
7 maximizes the density of such lands while constrained by the land size and by the
8 width and spacing of the traces.

1 20. The method recited in claim 19, wherein the density of the plurality of lands
2 equals the reciprocal of $(T_w + T_s)$, wherein T_w equals the width of the traces and T_s
3 equals the spacing between the traces.

1 21. The method recited in claim 19, wherein the plurality of lands are formed as
2 a plurality of zigzag rows.

1 22. The method recited in claim 21, wherein the plurality of zigzag rows are
2 substantially parallel.

09355238.091504

1 23. The method recited in claim 19, wherein the plurality of lands are formed in
2 a pattern from the group consisting of a zigzag pattern, a wave pattern, an
3 undulating pattern, a vertical stack pattern, and any combination of such patterns.

1 24. The method recited in claim 19, wherein the plurality of lands are formed in
2 a pattern comprising a combination of a face center rectangular pattern and a pattern
3 from the group consisting of a zigzag pattern, a wave pattern, an undulating pattern,
4 a vertical stack pattern, and any combination of a zigzag pattern, a wave pattern, an
5 undulating pattern, and a vertical stack pattern.

1 25. A method of forming a substrate comprising a plurality of layers, the method
2 comprising:
3 for a first layer, forming a first plurality of traces having at least a
4 predetermined width and a predetermined spacing from one another;
5 for a second layer, forming a second plurality of traces having at least a
6 predetermined width and a predetermined spacing from one another;
7 for the first and second layers, forming a plurality of vias to couple ones of
8 the first plurality of traces to ones of the second plurality of traces; and
9 for the second layer, forming a first plurality of lands each coupled to a
10 corresponding one of the plurality of traces of the second layer, and each having at
11 least a predetermined size, the first plurality of lands being formed in a geometrical
12 pattern that maximizes the density of the first plurality of lands while constrained by
13 the land size and by the width and spacing of the traces of the second layer.

1 26. The method recited in claim 25, wherein each via has at least a
2 predetermined size, the method further comprising:
3 for the second layer, forming a second plurality of lands, each coupled
4 through a corresponding via to a corresponding one of the plurality of traces of the
5 first layer, the second plurality of lands being formed in a geometrical pattern that

096633-051501

6 maximizes the density of the second plurality of lands while constrained by the
7 width and spacing of the traces of the first layer.

1 27. The method recited in claim 26, wherein the second plurality of lands is
2 formed in a geometrical pattern that maximizes the density of the second plurality of
3 lands while additionally constrained by the via size.

1 28. The method recited in claim 25, wherein the density of the first plurality of
2 lands equals the reciprocal of $(T_w + T_s)$, wherein T_w equals the width of the traces
3 of the second layer and T_s equals the spacing between the traces of the second layer.

1 29. The method recited in claim 25, wherein the first plurality of lands are
2 formed as a plurality of zigzag rows.

1 30. The method recited in claim 29, wherein the plurality of zigzag rows are
2 substantially parallel.

1 31. The method recited in claim 25, wherein the first plurality of lands are
2 formed in a pattern from the group consisting of a zigzag pattern, a wave pattern, an
3 undulating pattern, a vertical stack pattern, and any combination of such patterns.

1 32. A method comprising:
2 forming lands on a substrate surface in a geometrical pattern to maximize the
3 density of such lands while constrained by the land size and by the width and
4 spacing of traces coupled to the lands and formed on the substrate surface; and
5 coupling lands on an integrated circuit (IC) to corresponding lands on the
6 substrate surface.

1 33. The method recited in claim 32, wherein the density of the plurality of lands
2 equals the reciprocal of $(T_w + T_s)$, wherein T_w equals the width of the traces and T_s
3 equals the spacing between the traces.

1 34. The method recited in claim 32, wherein the IC is an unpackaged die.

1 35. The method recited in claim 32, wherein the IC is a packaged die.

add

FILED 88-235350